SDC Verifier

SDC Verifier: Formal Verification Tool

Formal verification tool used to prove correctness of SystemVerilog designs, mathematically proving assertions and checking for dead code.

What is SDC Verifier?

SDC Verifier is a formal verification tool used to mathematically prove the functional correctness of SystemVerilog and VHDL hardware designs. It enables comprehensive verification coverage by proving that design implementations meet their specifications.

Key features of SDC Verifier include:

• Proving assertions - Mathematically checks that design assertions always hold, ensuring the design behaves as intended.
• Dead code analysis - Identifies any dead logic that is functionally unreachable.
• Equivalence checking - Verifies equivalence between a golden model and implementation for error-free functionality.
• Coverage analysis - Measures aspects such as statement coverage to ensure sufficient verification.
• Interoperability - Supports industry standards like SystemVerilog, VHDL, Verilog, SystemC.

Overall, SDC Verifier delivers exhaustive and mathematically conclusive verification to guarantee design correctness prior to hardware manufacturing. This prevents costly recalls and provides a rigorous validation solution complementary to simulation.

SDC Verifier Features

Official Links