Open-source lint, semantic check and formal verification tool for Verilog/SystemVerilog designs, helping detect bugs and ensure coding guideline adherence.
SureLog is an open-source tool for analyzing and verifying Verilog and SystemVerilog code. It provides several key capabilities:
Some key benefits of SureLog include:
SureLog can help accelerate verification closure by complementing simulation and static checking commercial tools with its fast, automation-friendly formal analysis capabilities for finding deep corner-case bugs.
Here are some alternatives to SureLog:
Suggest an alternative ❐